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Abstract—Unlike conventional converters, modular multilevel
converter (MMC) has a higher switching frequency – which has
direct implication on important parameters like converter loss
and reliability – mainly due to increased number of switching
components. However, conventional switching techniques, where
submodule sorting is just based on capacitor voltage balancing,
are not able to achieve switching frequency reduction objective.
A novel modulation algorithm for modular multilevel converters
(MMCs) is proposed in this paper to reduce the switching
frequency of MMC operation by defining a constrained multi-
objective optimization model. The optimized switching algorithm
incorporates all control objectives required for the proper oper-
ation of MMC and adds new constraints to limit the number
of submodule switching events at each time step. Variation of
severity of the constraints leads to a desired level of controllability
in MMC switching algorithm to trade-off between capacitor
voltage regulation and switching frequency reduction. Finally,
performance of the proposed algorithm is validated against
a seven-level back-to-back MMC-HVDC system under various
operating conditions.
Keywords—Capacitor voltage balancing, high voltage direct
current (HVDC), model predictive control (MPC), optimal
switching, sorting algorithm.
I. INTRODUCTION
Modular multilevel converter (MMC) has been well
known as a preferred choice among converter topologies for
medium/high-power applications, mainly thanks to its salient
features such as modularity, scalability, high efficiency, high
reliability, and superior harmonic performance [1, 2]. Among
various well-known applications, it has particularly become the
worldwide standard for voltage-sourced converter high-voltage
direct current (VSC-HVDC) transmission systems [3].
MMC should actively meet multiple control objectives for
its proper operation. These include objectives of fulfilling
submodule (SM) capacitor voltage balancing, output AC cur-
rent tracking, and circulating current mitigation/elimination.
Switching frequency of MMC is significantly higher than those
of conventional and other multilevel converter topologies,
mainly due to the increased number of switching devices.
As switching frequency has direct implication on converter
losses, switching design has an important role in shaping
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MMC’s future [2]. Among modulation methods, predictive
methods (also called model predictive control (MPC) based
methods) have lately attracted a significant amount of attention
among academia and industry, mainly due to their fast dynamic
response and ability to meet the multiple control objectives
with an increased flexibility [1, 4–9]. However, the predictive
methods suffer from two major issues: (i) computational
complexity and (ii) higher switching-frequency operation. The
first makes these methods impractical, while the latter makes
them inappropriate for the use in high-power applications.
There has been a significant efforts toward implementing
computationally efficient/fast MPC methods [4, 5, 7, 10–12];
however, little attention has been given in comprehensively
addressing reduced switching-frequency switching algorithms.
Several modulation strategies have been reported in the
literature to reduce switching frequency [13–15]. A general
framework, including slow-rate, hybrid, and fundamental volt-
age balancing strategies, to reduce switching frequency has
been introduced in [14]. The slow-rate method, however,
cannot keep track of SM capacitor voltages. Similarly, an
integrated-MPC method leveraging discontinuous modulation
approach is introduced in [15]. A common main issue with
these methods is the unnecessary high-switching transition of
SMs in every control cycle as they fail to take into account the
previous switching statuses. A modified phase-shifted carrier-
based PWM (PSC-PWM) together with a reduced switching-
frequency algorithm is proposed in [13], which limits by-
passing/insertion of the SMs every control cycle allowing
turned-off SMs for next cycle to meet voltage requirement.
However, strategies like this – which are among few that
consider the previous switching statuses – are not scalable and
do not provide controllability to tune the priority of capacitor
voltage balancing and switching frequency reduction against
one another.
In this paper, a novel constrained, multi-objective opti-
mization model is proposed that simultaneously regulate SM
capacitor voltages and minimize switching frequency. This
algorithm takes the previous statuses of SMs into account
while sorting the SMs for selection process. It first sorts
SMs based on their capacitor voltage values, then applies the
maximum switching frequency constraint to avoid extensive
number of switching events. Finally, the paper also analyzes
the effects of this constraint on SM capacitor voltages.
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Fig. 1. Circuit diagram of a modular multilevel converter.
II. MATHEMATICAL MODELS FOR MODULAR
MULTILEVEL CONVERTERS
A schematic diagram of an (n+1)-level, three-phase MMC
based on half-bridge SMs is depicted in Fig. 1. Each phase
(leg) consists of two arms with n submodules (SMs) on each of
them. MMC considered in this paper is made up of half-bridge
SMs and three arm inductors (l) to reduce surge and fault
currents. The MMC is connected to a three-phase AC system
through a transformer, which is modeled as an equivalent
series resistive-inductive (R− L) impedance.
A. Discrete-time Model of MMC
In this paper, the discrete model of MMC that is derived
in the authors’ previous paper [4] is used to develop the
corresponding algorithms. In this model, the next step value
for the AC-side current for a sufficiently small sampling time
step Ts is derived as:
i(t+ Ts) =
1
K′
(
vlow(t+Ts)−vup(t+Ts)
2 − vs(t+ Ts) + L
′
Ts
i(t)
)
(1)
where L′ = L+l/2, K ′ = R+L′/Ts, and the time indices (t)
and (t+ Ts) are respectively used to denote measured values
at the current time step and the anticipated values for the next
time step. Assuming that sampling frequency is sufficiently
higher than the grid frequency, we can replace the predicted
value of grid voltage vs(t+ Ts) by its measured value vs(t).
Denoting the status of j-th SM by uj(t + Ts), anticipated
capacitor voltage of individual SMs on upper-level and lower-
level arms are calculated as:
vCj(t+ Ts) = vCj(t) +
(
Tsiup(t)
C
)
uj(t+ Ts) ∀j∈[1,n]
(2)
vCj(t+ Ts) = vCj(t) +
(
Tsilow(t)
C
)
uj(t+ Ts) ∀j∈[n+1,2n].
(3)
Also, anticipated voltages across upper-level and lower-level
arms as well as circulating current are equal to:
vup(t+ Ts) =
n∑
j=1
vCj(t+ Ts)uj(t+ Ts) (4)
vlow(t+ Ts) =
2n∑
j=n+1
vCj(t+ Ts)uj(t+ Ts) (5)
iz(t+ Ts) =
Ts
2l
(Vdc − vlow(t+ Ts)− vup(t+ Ts)) + iz(t).
(6)
III. CONSTRAINED SWITCHING-FREQUENCY MODEL
PREDICTIVE CONTROL FOR MMC
A. Optimization Model
The following four objectives are considered for the mod-
ulation and control design of MMC [1, 4]:
i. to regulate all SM capacitor voltages to their nominal
values (Vdc/n),
ii. to track the AC-side current (i) of all phases satisfactorily
around their reference values (iref ),
iii. to mitigate the circulating current (iz) flowing among the
phase legs, and
iv. to limit switching frequency less than a desired frequency.
The first three objectives are common among the predictive
methods and have been addressed in authors’ previous works
[4, 7]. Development of the last objective and application of it
as a new constraint to the optimization problem is the main
contribution of this paper.
Assuming that exact AC current waveform tracking i(t +
Ts) = iref and exact circulating current suppression iz(t +
Ts) = 0 can be achieved, the target values of upper-level and
lower-level voltages of MMC are calculated as
v∗up =
(
Vdc
2
+
l
Ts
iz(t)
)
−
(
K ′iref + vs(t)− L
′
Ts
i(t)
)
(7)
v∗low =
(
Vdc
2
+
l
Ts
iz(t)
)
+
(
K ′iref + vs(t)− L
′
Ts
i(t)
)
(8)
where (·)∗(t + Ts) denotes the ideal anticipated value of
the corresponding variable. Deviation of actual AC current
waveform and circulating current from their target values are
equal to
∆i =
1
2K ′
(∆vlow(t+ Ts)−∆vup(t+ Ts)) (9)
iz(t+ Ts) =
Ts
2l
(∆vlow(t+ Ts) + ∆vup(t+ Ts)) (10)
where ∆i = i − iref (t + Ts), ∆vlow = v∗low − vlow, and
∆vup = v
∗
up − vup.
Using weighted sum method to combine the AC current
waveform tracking and circulating current mitigation objec-
tives with weights w and wz respectively, a multi-objective
optimization problem with the formulation below is developed
to describe the proposed switching algorithm:
3min
U
2n∑
j=1
∣∣vCj (t+ Ts)− vCj (t)∣∣ (11)
min
U
f =

w
2K′ |∆vlow(t+ Ts)−∆vup(t+ Ts)|+
wzTs
2l |∆vlow(t+ Ts) + ∆vup(t+ Ts)|

(12)
subject to: (1)− (6)
n∑
j=1
|uj(t+ Ts)− uj(t)| ≤ Nsw (13)
2n∑
j=n+1
|uj(t+ Ts)− uj(t)| ≤ Nsw (14)
U = [u1, u2, ..., u2n] : uj ∈ {0, 1} ∀j∈[1,2n].
(15)
In this model, (11) addresses SM capacitor voltage regulation,
(13) and (14) limit the number of switching events on each arm
to be less than the desired value of Nsw, and (12) fulfills AC
current waveform tracking and circulating current mitigation
objectives.
B. Solution Algorithm
Similar to [4], two steps of SM sorting and SM selection
are defined to solve the multi-objective optimization problem
as shown in Fig. 2.
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Fig. 2. Block diagram of operation of switching algorithms for MMC-based
systems.
1) Step 1 – Submodule Cascaded Sorting: The objective
function (11) and the constraints (13) and (14) are targeted
in this step by sorting SMs effectively such that the highest
priority is given to SMs contributing the most in SM voltage
balancing and switching frequency reduction without violating
the maximum switching event and maximum SM voltage
deviation constraints. SMs of both upper and lower arms
are first sorted based on their anticipated capacitor voltages
to fulfill the voltage balancing objective. The direction of
iup determines whether the capacitor voltages of upper-level
submodules tend to increase or decrease at the next time
step. Thus, the algorithm sorts SMs based on their capacitor
voltages in ascending order if iup ≥ 0 and in descending order
otherwise.
To address the constraints on number of switching events,
any solution that violates these constraints must be eliminated
from the feasible set. However, to avoid infeasibility, this paper
relaxes these constraints by applying the Lagrange multipliers
and transferring the constraints to the objective function with
a priority higher than that of the voltage balancing objective
function. After SMs are sorted based on the objective func-
tions, accumulated sum of number of switching events on
each arm is calculated for each possible solution m and is
called Nswm where solution m corresponds to selection of
first m sorted SMs to be switched on at the next time step.
That is, Nswm =
∑m
j=1 |uj(t+ Ts)− uj(t)| for upper arm
and Nswm =
∑n+m
j=n+1 |uj(t+ Ts)− uj(t)| for lower arm if
uj(t+ Ts) is the status of SM j in solution m. SMs are then
sorted in an ascending order based on whether or not their
Nswm violate the maximum switching constraint, i.e.,
µswm = max{0, Nswm −Nsw}. (16)
This procedure is detailed in Algorithm 1 and is called
F1-VC hereafter. Conventional sorting algorithm focused on
voltage balancing is called V1-F2 in this paper and is used as
the benchmark algorithm in the case study.
Algorithm 1: Constrained-Switching-Frequency Voltage-
Balancing Algorithm (V1-FC)
1 for all phases a, b, c do
2 Collect measurements of capacitor voltages, arm
currents, and current switching status (ucurrj )
3 Sort SMs based on ucurrj in descending order
4 Calculate anticipated SM voltages vCj
5 for k ∈ {up, low} do
6 if ik ≥ 0 then
7 Sort the sorted SMs based on vCj in
ascending order
8 else
9 Sort the sorted SMs based on vCj in
descending order
10 Calculate accumulated sum of switching events up to
each sorted SM (Nswm ) and µswm from (16)
11 Sort the sorted SMs based on µswm in ascending
order
12 Proceed to Step 2.
2) Step 2 – Submodule Selection: The SM selection al-
gorithm introduced in [4] is employed in this paper. Let
us assume that the vectors V sortCup = [V
sort
C1
, ..., V sortCn ] and
V sortClow = [V
sort
Cn+1
, ..., V sortC2n ] denote corresponding SM voltages
on upper and lower arms, after being sorted in Step 1. In this
step, the algorithm calculates the cumulative sum vectors of
the components of V sortCup and V
sort
Clow
to establish the sets V sumCup
and V sumClow as:
V sumCup = {αk : k = 0, 1, ..., n} (17)
V sumClow = {βk : k = 0, 1, ..., n} (18)
4where
α0 = β0 = 0
αk = Σ
k
i=1V
sort
Ci ∀k∈[1,n]
βk = Σ
n+k
i=n+1V
sort
Ci ∀k∈[1,n].
Then, the switching algorithm determines which combi-
nation of (α, β) results in minimum value of the ob-
jective function (12). Reference [4] provides a mathemat-
ical proof which states that if v∗up ∈ [αi, αi+1) and
v∗low ∈ [βj , βj+1), the optimal solution belongs to the set
{(αi, βj), (αi+1, βj), (αi, βj+1), (αi+1, βj+1)}. It greatly im-
proves the efficiency of the switching algorithm since it
suffices to check the objective function for just 4 possible
solutions to find the best option, instead of checking all n2
feasible combinations of α and β.
IV. CASE STUDY
A. Test System
The proposed algorithm is tested against an HVDC system
similar to the one illustrated in Fig. 3. In this HVDC system,
MMC2 acts as a controlled DC power source. MMC1 is the
test MMC for both modulation and control systems. The sys-
tem parameters are provided in the Table I. The performance
of the proposed algorithm is benchmarked against that of
the conventional voltage balancing algorithm, called as V1-
F2 hereafter.
Vdc
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Fig. 3. Schematic representation of an MMC-based back-to-back HVDC
System.
TABLE I
CASE STUDY PARAMETERS
Quantity Value
Number of submodules per arm 6
MMC nominal power 50 MVA
Nominal DC voltage (Vdc) 60 kV
Submodule capacitor (Csm) 2.5 mF
Active Power Transferred (P1) 13.18 MW
R 0.03 Ω
L 5 mH
l 3 mH
Sampling period (Ts) 25 µs
HVDC line length 5 km
HVDC link capacitor 16 µF/km
HVDC line inductance 50 µH/km
In this case study, V1-FC algorithm is tested where the
maximum number of switching events at each time step is
constrained at an integer number (Nsw) between zero and
number of submodules on each arm (6 in this test case) as
given by (19).
Nsw =

6 1 s < t ≤ 1.2 s
0 1.2 s < t ≤ 1.4 s
1 1.4 s < t ≤ 1.6 s
2 1.6 s < t ≤ 1.8 s
3 1.8 s < t ≤ 2 s
4 2 s < t ≤ 2.2 s
5 2.2 s < t ≤ 2.4 s
6 2.4 s < t ≤ 2.6 s.
(19)
B. Results and Discussions
Fig. 4 shows the effective switching frequencies observed
in the first submodules of upper- and lower-arm of phase-
leg A with the varying Nsw. Average steady-state effective
switching frequencies are calculated and shown for both first
upper- and lower-arm submodules of phase-leg A. It clearly
shows 80% reduction in effective switching frequencies, with
Nsw = 0. Reductions in effective switching frequency for
different values of Nsw = 1 and Nsw = 2 are equal to 38%
and 10%, respectively. For Nsw ∈ {3, 4, 5}, the reduction in
effective switching frequency is up to 3%.
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Fig. 4. Effective switching frequencies observed at phase-leg A SMs while
applying V1-FC algorithm with varying Nsw .
Fig. 5 shows the capacitor voltages of both upper and lower
arms of the phase-leg A of MMC1. V1-FC algorithm with
no restriction on switching transition (Nsw = 6) equivalently
represents the conventional V1-F2 algorithm. In this condition,
the capacitor voltages of all submodules on upper (or lower)
arm change altogether as a result of the voltage balancing
strategy employed. Between t = 1.2 s and t = 1.4 s where
Nsw = 0, there are some differences among and distortions
on individual capacitor voltages of upper (or lower) arm SMs.
This is because the first priority in this switching algorithm
is given to reduce switching frequency, and thence voltage
balancing objective is compromised. When Nsw = 1 during
t = 1.4 s and t = 1.6 s, the effect on SM capacitor voltages is
significantly reduced due to the relaxation of constraints (13)
and (14). In this way, the algorithm provides full controllability
over the major trade-off of capacitor voltage. In addition, the
voltage ripples of SM capacitors are all the same (around
1.2%) and are not compromised by the switching algorithm
employed.
Fig. 6 shows the waveforms of reference AC current and
actual output AC current at the terminal A of MMC1. It
illustrates how AC reference current tracking is achieved to
fulfill the second objective for different values of Nsw.
Fig. 7 illustrates the circulating current (iz) flowing through
terminal A of MMC1 during t ∈ (1 s, 2.6 s]. The results show
that the circulating current is successfully controlled around
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Fig. 5. SM capacitor voltages of phase-leg A with V1-FC algorithm with
varying values of Nsw: (a) Nsw ∈ {0, 1, · · · , 6} as described by (19) (b)(i)
Nsw = 6, (c) Nsw = 0, (d) Nsw = 1, (e) Nsw = 2, (f) Nsw = 3, (g)
Nsw = 4, and (h) Nsw = 5.
zero Ampere and its maximum deviation is just 10% of the
magnitude of AC output current (ia) of MMC. These results
verify that the third objective is fulfilled for different values
of Nsw.
V. CONCLUSION
A novel optimized-switching algorithm for model predictive
control (MPC) of modular multilevel converter (MMC) is pro-
posed to reduce switching frequency by applying constraints
on the number of switching events at each time step. The
algorithm is tested against a three-phase MMC based back-to-
back HVDC system in MATLAB/Simulink to demonstrate its
effectiveness under various switching constraints.
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